A computationally efficient procedure for the design of RF power amplifiers is presented. The proposed approach allows for the identification of "near-optimal" source and load terminations of the amplifier stage providing maximum output power under assigned linearity, minimum gain and other possible constraints. The design procedure is completely based on closedform numerical computations, without requiring non linear optimisations as normally happens in standard design approaches. A single-stage 2.4 GHz amplifier prototype has been designed and manufactured in Silicon BJT MMIC technology, according to the criteria provided by the new methodology. Experimental results are in good agreement with simulations and confirm the validity ofthe proposed approach.
INTRODUCTION
without providing any model-like predictive capability.
Modern broad-band digital radio systems are increasingly demanding for highly linear, highly efficient RF power amplifiers. In particular, spectrallyefficient modulations, needed to face strong limitations in frequency band resources, are usually non-constant envelope schemes requiring challenging linearity constraints from RF power amplifier final stages. On the other hand, low cost, compactness and low power dissipation can only be achieved by means of highly efficient amplifying circuit solutions.
The identification of source and load terminations of an amplifier stage on the basis of standard approaches (1-7) is typically carried out within CAD programs through non linear numerical optimisations, aimed at the satisfaction of the assigned performance constraints. However, since non linear optimisation algorithms suffer from problems, such as multiple local minima and strong dependency on the initial guess solution, rarely this procedures lead directly to near-optimal designs.
An alternative approach for achieving linear operation of power amplifiers consists in limiting the input signal power level to such an amount so as specification requirements are satisfied ("back-off'). This approach is obviously scarcely efficient usually involving a loss in power-added-efficiency and consequently an increase of the device internal temperature.
Source-and load-pull measurements (8) are a possible alternative to standard design methodologies based on simulations, but unfortunately they require expensive equipments not usually available in most research and industrial laboratories. Moreover, source/load-pull techniques are just a way of empirically determining the In the paper, a new design procedure is presented, completely based on closed form numerical computations, which allows for the determination of a "near-optimal" choice of the complex source and load terminations of the amplifier stage, providing maximum output power under assigned linearity and minimum gain constraints. The proposed design methodology has been adopted for the design of a class-A, Silicon BJT MMIC-technology prototype amplifier at 2.4 GHz. The experimental results presented in the paper confirm the validity of the proposed approach.
POWER AMPLIFIER DESIGN
Let us consider the amplifier schematic presented in Fig. 1 This design space is convenient, since the port voltages V1, V2 completely define, without requiring any iterative procedure for solving harmonic balance equations, the large-signal transistor operation through the model equations, which explicitly provide all the corresponding harmonic components 1 (K) and 12(K) of the currents and consequently, for a given parasitic network, the corresponding value of the load impedance ZL or the load reflection coefficient L= (ZL-RO)1(ZL+RO). The source reflection coefficient FS , instead, is not univocally defined at the fundamental frequency by the transistor large-signal operating condition defined by the design variables: V1 , V2 , or equivalently: V1I, lAvl, zAv. However, for any possible choice of IV1I, lAvl, ZAv the search for the optimal value of Es ,which minimizes the amplifier non-linearity under given constraints on minimum gain and stability, can be easily carried out by solving simple linear equations.
It should be noted that in the proposed design approach the higher order harmonics of the intrinsic transistor voltages are practically neglected, by assuming zero amplitudes. This could be considered as a simplifying assumption reasonably acceptable in quasi-linear class-A operation. However, the same assumption could be made also for different operating conditions (e.g., class-AB or B), which involve stronger harmonic distortion. In such cases, neglecting higher order voltage harmonics at the intrinsic transistor would correspond, instead, to a possible sub-optimal choice of harmonic source/load terminations, where the input and output matching network are designed to provide "shorts" at the harmonic frequencies. In practice, this is a possible way to avoid power transmission at unwanted harmonic frequencies.
According to the flow-chart presented in Fig.2 describing the proposed approach, a search for ' Gummel-Poon model equations define an explicit relationship between intrinsic device current and voltages provided that a simply linear parasitic base resistor is assumed. A low-pass circuit topology for the input and output matching networks was adopted according to Fig.3 , allowing for the biasing of the active device through the on-wafer RF probing system. The power amplifier prototype, manufactured by STM (Fig.4) , was then measured both under small-signal (Fig.5 ) and largesignal (Fig.6) -15 -10 -5
